



NOTRE DAME UNIVERSITY

BANGLADESH

VLSI Design Lab Report

Course Code: CSE-4218

Course Title: VLSI Design Lab

Experiment Name: All the experiments

Submitted by:

Name:

ID:

Batch: CSE-20

Submission Date: April 30, 2026

Submitted to:

Nafisa Tabassum,

Lecturer, Dept. of CSE

Notre Dame University Bangladesh

Table of Contents

Abstract

<Write Abstract here>

Software Information

<Write Software information here>

Lab 1 CMOS Logic Gate in DSCH2

1.1 Introduction

<Introduction of Lab-01>

1.2 Objective

<Objective of Lab-01>

1.3 Function

<Write fuction>

1.4 Truth Table

Clock	D	Q(next)
↑	0	0
↑	1	1
No Edge	X	Q(previous)

1.5 Schematic Image

Figure 1.1: Add figure caption here

1.6 Timing Diagram

Figure 1.2: Add Timing Diagram here

The timing diagram shows that the output Q follows the input D only at the rising edge of the clock signal. Between clock edges, the output remains constant regardless of changes in the input.

From the simulation results, it was observed that the D Flip-Flop changes its output state only at the rising edge of the clock signal. When the clock transitions from LOW to HIGH, the output Q takes the value of the input D. At all other times, the output remains unchanged, preserving the previously stored value. This behavior confirms the correct operation of the edge-triggered D Flip-Flop implemented using CMOS logic.

1.7 Conclusion

<Write Conclusion here>

DEMO

The CMOS-based D Flip-Flop was successfully designed and simulated using the DSCH2 tool. The truth table and timing diagram verified that the circuit operates correctly as a clocked storage element. This experiment reinforces the understanding of sequential logic design and the role of flip-flops in digital systems.

Lab 2 Implementing Sequential Circuit

<Lab 2 Start here>

Lab 3 Adder Circuits

<Lab 3 Start here>

Lab 4 Flip-Flop Circuits

<Lab 4 Start here>

Lab 5 Stick Diagram in MICROWIND2

<Lab 5 Start here>

Lab 6 Stick Diagram of XOR function

<Lab 6 Start here>